Introduction
As the MOSFET scaling goes down to 10nm region, the supply voltage (V dd ) and the threshold voltage should be decreased accordingly[1] However, if the threshold voltage is scaled with large subthreshold swing (SS) due to the short channel effect, the current at the zero gate voltage I off would increase. For this reason, devices with sharp subthreshold characteristics have been developed. The tunnel FET is one of the promising candidates to decreases SS. Schottky barrier tunneling FET (SBTFET) [2] , which uses Schottky tunnel junction, has many advantages to ordinary PN junction tunnel FETs [3] : low parasitic resistance, better short channel effect (SCE) immunity and high controllability of output characteristics by the silicide material selection. In this work, device simulation has been performed to investigate the structural parameter influence on the electrical characteristics of SBTFETs. With the Schottky barrier height optimization, the SBTFET showed better performance than the conventional SOI-MOS-FET in 10nm region.
Simulation and Device Structure.
Silvaco TCAD tool ATLAS (ver.1.3.14.C) with the universal Schottky tunneling model [5] was used for this work. N-type silicon SOIMOS structure ( Fig.1 ) was used in this simulation. Source-to-channel contact is the Schottky contact with various barrier height  B , while drain-to-channel contact is ohmic ( B =0). The constant device parameters are the gate oxide thickness (0.3nm), SOI layer thickness (6nm), and BOX thickness (1000nm). The metal gate work function was set to be 4.8eV. The parameters such as  B , channel carrier concentration (Na), tunneling mass (m*) were varied around default values ( B =0.61eV, Na=2x10 19 cm -3 , m*=0.08 [6] ). Through all Na value, this device is the fully depleted SOIMOS. The drain voltage is set to be 0.3V.
Result and Discussion
Figures 2 and 3 show the I D -V G and SS characteristics of SBTFET for various  B and Na for long channel (L G =50nm). These figures also show that lower  B and larger Na lead to better subthreshold characteristics as a general trend. As an imaginary practice, m* is modified as shown in Fig.4 and it was confirmed that the lighter tunneling mass would directly leads to sharper subthreshold characteristics as expected. Fig. 8 . The SCE of SBTFET is suppressed due to the decrease in the depletion layer width from the source contact as illustrated in Fig.9 . I D -V G and SS of short channel (L G =10nm) SBTFET with various Na (Fig.10) show large Na is desirable for steeper SS as in the case of L G =50nm. However contrary to the result for long L G , larger  B is required for the realization of small SS (Fig.11) . Figure 12 shows that the influence tendency of  B on SS and
Ion/Ioff is totally changed between long and short L G with the critical length of around 15nm. Considering large Ion/Ioff in short channel region (~10nm) and the uniformity against L G fluctuation, we conclude that optimum  B exists around the mid-value of 0.61eV.
Conclusions
Device simulation of SBTFET revealed that low Schottky barrier and high channel carrier concentration is desirable for steep subthreshold swing due to the larger tunneling probability at source corner of the devices. For the short channel device however larger  B leads to the suppression of the SCE. As a total, optimum  B value exists in terms of the large Ion/Ioff ratio in short channel device and the characteristics uniformity against L G fluctuation. Acknowledgements This work was partially supported by JST-CREST. References [4] ATLAS user's manual by Silvaco Inc.
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